Serial No.: 10/749,913

Filed: December 29, 2003

Page : 6 of 19

Attorney's Docket No.: INTEL-013PUS

Intel Docket No. P17940

## **AMENDMENTS TO THE CLAIMS:**

This listing of claims replaces all prior versions and listings of claims in the application:

## **LISTING OF CLAIMS:**

1. (Currently Amended) A network processor, comprising:

a crypto unit comprising: including

a cipher core configured to cipher data received by the crypto unit;

an authentication eore cores configured to authenticate the ciphered data,

at least two authentication cores each implementing a different authentication

algorithm; and

an authentication buffer <u>configured</u> to store the ciphered data and provide the ciphered data to the authentication <u>cores each eore</u> in <u>an a predetermined</u> amount <u>based on the corresponding depending upon an</u> authentication algorithm

implemented in the authentication core.

2. (Currently Amended) The network processor according to claim 1, wherein the crypto unit further comprises includes a plurality of processing contexts.

Applicants: Sydir et al.

Serial No.: 10/749,913

Attorney's Docket No.: INTEL-013PUS

Intel Docket No. P17940

Filed: December 29, 2003

Page : 7 of 19

3. (Currently Amended) The network processor according to claim 1, wherein the authentication buffer comprises includes a number of buffer elements corresponding to a number of processing contexts.

- 4. (Currently Amended) The network processor according to claim 3, wherein each of the buffer elements stores data for a respective one of the processing contexts.
- 5. (Currently Amended) The network processor according to claim 4 [[1]], wherein the buffer elements have a size that is at least as large as a largest authentication algorithm block size implemented by the authentication cores.
- 6. (Currently Amended) The network processor according to claim 1, wherein the crypto unit further comprises includes a plurality of cipher cores, a plurality of authentication cores, and a plurality of authentication buffer elements.
- 7. (Currently Amended) The network processor according to claim 6, wherein the plurality of cipher cores are coupled to the authentication buffer elements via a first multiplexer device and the authentication buffer elements are coupled to the plurality of authentication cores via a second multiplexer device.

Applicants: Sydir et al.

Serial No.: 10/749,913

Attorney's Docket No.: INTEL-013PUS
Intel Docket No. P17940

Filed: December 29, 2003

Page : 8 of 19

8. (Currently Amended) The network processor according to claim 6 [[1]], wherein the one of the authentication cores processes data in 16-byte blocks and/or and another one of the authentication cores processes data in 64-byte blocks.

- 9. (Currently Amended) The network processor according to claim 8, wherein one of the cipher eore cores processes data in 8-byte blocks and another one of the cipher cores processes data in and/or 16-byte blocks.
- 10. (Original) A method of cryptographic data processing, comprising:

  receiving data at a crypto unit;

  storing the received ciphered data in blocks having a predetermined size;

  storing the data blocks in an authentication buffer until an aggregate size of the stored data blocks is at least a predetermined amount; and

providing the ciphered data to authentication <u>cores each eore</u> in <u>an</u> amount <u>based</u>

on a corresponding authentication algorithm <u>implemented by an associated authentication</u>

core, at least two authentication cores each <u>implementing a different authentication</u>

algorithm

authenticating the data blocks from the authentication buffer upon receipt of the data in the predetermined amount.

Applicants: Sydir et al. Serial No.: 10/749,913

Filed : December 29, 2003

Page : 9 of 19

11. (Currently Amended) The method according to claim 10, further comprising including ciphering the received data received in a first one of a plurality of cipher cores to form the ciphered data.

Attorney's Docket No.: INTEL-013PUS

Intel Docket No. P17940

- 12. (Currently Amended) The method according to claim 10 [[11]], further comprising including ciphering data received using a first one of a plurality of cipher algorithms to form the ciphered data.
- 13. (Currently Amended) The method according to claim 10 [[11]], further comprising including authenticating the ciphered data in a plurality of authentication cores.
- 14. (Currently Amended) The method according to claim 10, further comprising including authenticating the ciphered data using a plurality of the authentication algorithms.
- 15. (Currently Amended) The method according to claim 10 [[11]], further comprising including storing the ciphered data in a first one of a plurality of buffer elements in the authentication buffer based upon an associated one of a plurality of processing contexts.

Applicants: Sydir et al.

Serial No.: 10/749,913

Attorney's Docket No.: INTEL-013PUS
Intel Docket No. P17940

Filed : December 29, 2003

Page : 10 of 19

16. (Currently Amended) The method according to claim 10 [[11]], further comprising including ciphering data in a plurality of cipher cores, storing ciphered data in a first one of a plurality of buffer elements in the authentication buffer based upon an associated one of a plurality of processing contexts, authenticating ciphered data in a plurality of authentication cores, and processing a plurality of packets in parallel.

- 17. (Currently Amended) The method according to claim 10, further comprising including determining whether the received data is to be ciphered.
  - 18. (Currently Amended) A network processor, comprising:

a plurality of cipher cores;

an authentication buffer to stored ciphered data from the plurality of cipher cores, the authentication buffer comprising having a number of buffer elements corresponding to a number of processing contexts, wherein the authentication buffer is coupled to the plurality of cipher cores via a first bus; and

a plurality of authentication cores to authenticate ciphered data from the authentication buffer, at least two authentication cores each implementing a different authentication algorithm,

wherein the authentication buffer is coupled to the plurality of authentication cores via a second bus and configured to provide the ciphered data to the authentication

Serial No.: 10/749,913

: December 29, 2003

Page

cores each in an amount based on the corresponding authentication algorithm implemented.

19. (Currently Amended) The network processor according to claim 18, wherein a size of at least one of the plurality of buffer elements in the authentication buffer is at least as large as a largest authentication algorithm block size implemented by the authentication cores.

Attorney's Docket No.: INTEL-013PUS

Intel Docket No. P17940

20. (Currently Amended) A network switching device, comprising. a network processor comprising including a crypto unit comprising: having a cipher core configured to cipher data received by the crypto unit; an authentication core cores configured to authenticate the ciphered data, at least two authentication cores each implementing a different authentication algorithm; and

an authentication buffer configured to store the ciphered data and provide the ciphered data to the authentication cores each core in an a predetermined amount based on the corresponding depending upon an authentication algorithm implemented in the authentication core.

21. (Original) The device according to claim 20, wherein the crypto unit includes a plurality of processing contexts.

Applicants: Sydir et al. Serial No.: 10/749,913

Filed: December 29, 2003

Page : 12 of 19

22. (Original) The device according to claim 21, wherein the authentication buffer includes a number of buffer elements corresponding to a number of processing contexts.

Attorney's Docket No.: INTEL-013PUS

Intel Docket No. P17940

- 23. (Original) The device according to claim 20, wherein each of the buffer elements stores data for a respective one of the processing contexts.
- 24. (Original) The device according to claim 20, wherein the device includes one or more of a router, network switch, security gateway, storage area network client, and server.
  - 25. (Currently Amended) A network, comprising.

a network switching device comprising a network processor comprising including a crypto unit having comprising:

a cipher core configured to cipher data received by the crypto unit;

an authentication cores configured to authenticate the ciphered data,

at least two authentication cores each implementing a different authentication

algorithm; and

an authentication buffer <u>configured</u> to store the ciphered data and provide the ciphered data to the authentication <u>cores each</u> eore in <u>an</u> a <u>predetermined</u>

Serial No.: 10/749,913 Filed

Page : 13 of 19

: December 29, 2003

amount based on the corresponding depending upon an authentication algorithm implemented in the authentication core.

Attorney's Docket No.: INTEL-013PUS

Intel Docket No. P17940

26. (Original) The network according to claim 25, wherein the crypto unit includes a plurality of processing contexts.

27. (Original) The network according to claim 26, wherein the authentication buffer includes a number of buffer elements corresponding to a number of processing contexts.

28. (Original) The network according to claim 25, wherein each of the buffer elements stores data for a respective one of the processing contexts.

29. (Original) The network according to claim 25, wherein the device includes one or more of a router, network switch, security gateway, storage area network client, and server.

30. (New) The processor of claim 1 wherein the authentication buffer is configured to receive unciphered data.

: December 29, 2003

Page : 14 of 19

Attorney's Docket No.: INTEL-013PUS Serial No.: 10/749,913 Intel Docket No. P17940

31. (New) The processor of claim 30 wherein the authentication buffer is configured to provide the unciphered data to one of the authentication cores in an amount based on an authentication algorithm implemented.

32. (New) An integrated circuit chip, comprising:

a processor comprising:

cipher cores configured to cipher data received:

authentication cores configured to authenticate the ciphered data, at least two authentication cores each implementing a different authentication algorithm; and

an authentication buffer configured to store the ciphered data and provide the ciphered data to the authentication cores each in an amount based on the corresponding authentication algorithm implemented.

- 33. (New) The integrated circuit chip of claim 32 wherein the processor further comprises processing contexts.
- 34. (New) The processor of claim 33 wherein the authentication buffer comprises buffer elements corresponding to the processing contexts.